## Review Problem

■ If gate delays are 1.0 ns each, $\mathrm{T}_{\text {setup }}$ is 0.5 , and $\mathrm{T}_{\text {hold }}$ is 1.5 , what is the best clock period for this computation?

better design:


## Finite State Machines

■ Readings: 6-6.4.7
■ Need to implement circuits that remember history

- Traffic Light controller, Sequence Lock, ...
- History will be held in flip flops

■ Sequential Logic needs more complex design steps
■ State Diagram to describe behavior

- State Table to specify functions (like Truth Table)
- Implementation of combinational logic as controller



## Finite State Machine Example

## Example: Odd Parity Checker

Assert output whenever have previously seen an odd \# of 1's (I.e. how many have you seen NOT INCLUDING the current one)


## Finite State Machine Example (cont.)

NS = PS xor Input; OUT = PS


## State Diagrams

- Graphical diagram of FSM behavior
- States represented by circles
- Transitions (actions) represented by arrows connecting states
- Lables on Transitions give <triggering input pattern> / <outputs>
- Note: We cover Mealy machines here; Moore machines put outputs on states, not transitions
■ Finite State Machine: State Diagram with finite number of states



## FSM Design Process

■ 1. Understand the problem

- 2. Draw the state diagram

■ 3. Use state diagram to produce state table

■ 4. Implement the combinational control logic

## Vending Machine Example

- Vending Machine:

■ Deliver package of gum after $>=10$ dents deposited
■ Single coin slot for dimes, nickels
■ No change returned
■ State Diagram:


Vending Machine Example (cont.)

- State Table:

| $P S$ | $N$ | $D$ | OPEN | NS |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
|  | 0 | 1 | 1 | 0 |
|  | 1 | 0 | 0 | 1 |
|  | 1 | 1 | $x$ | $x$ |
| 1 | 0 | 0 | 0 | 1 |
|  | 0 | 1 | 1 | 0 |
|  | 1 | 0 | 1 | 0 |
|  | 1 | 1 | $X$ | $X$ |

$$
\begin{aligned}
\Rightarrow \quad & \quad O P E N=D+P S \cdot N \\
& N S=N P S+P S \bar{N} \bar{D}
\end{aligned}
$$



FYI, Not covered in tills class

Vending Machine Example (cont.)

- Implementation:

$$
O P E N=D+P S N \quad N S=N \overline{P S}+P S \bar{N} \bar{D}
$$



FSMs in Verilog - Declarations
module simple (clk, reset, w, out);
input clk, reset, w;
output out;
reg [1:0] ps; // Present State
reg [1:0] ns; // Next State


## FSMs in Verilog - Combinational Logic

```
parameter [1:0] A = 2'b00, B = 2'b01, C = 2'b10;
                            STATE ENCODING
// Next State Logic
always @(*) begin
    case (ps)
        A: if (w) ns = B;
        else ns = A;
        B: if (w) ns = C;
        else ns = A;
    C: if (w) ns = C;
    Clolse ns = A;
end
// Output Logic - could also be "always",
// or part of next-state logic.
assign out = (ps == C);
```


## State Diagram of FSM



## FSMs in Verilog - DFFs



## FSM Testbench

```
module simple_test.bench();
reg clk, reset, w;
wire out;
simple dut (.clk, .reset, .w, .out);
// Set up the clock.
parameter CLOCK_PERIOD=100;
initial clk=1;
always begin
    #(CLOCK_PERIOD/2);
    clk = ~clk;
end
```


## FSM Testbench (cont.)

```
    // Design inputs. Each line is a clock cycle.
    // ONLY USE THIS FORM for testbenches!!!
    initial begin
    @(posedge clk); \({ }^{100}\)
    reset <= 1; @(posedge clk);200
    reset <= 0; w <= 0; @(posedge clk); \(\mathbf{3 0 0}\)
    @(posedge clk); 400
    @(posedge clk); :
    @(posedge clk);
    w <= 1; @(posedge clk);
    w <= 0; @(posedge clk);
    w <= 1; @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
w <= 0; @(posedge clk);
    @(posedge clk); 1400
    \$stop; // End the simulation.
end

Testbench Waveforms


\section*{String Recognizer Example}

■ Recognize the string: 101

■ Input: \(1 \begin{array}{lllllllllllll} & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0\end{array}\)
■ Output:

■ State Machine:

\section*{String Recognizer Example (cont.)}
- State Table:

\title{
■ = ("Blocking") assign immediately \\ ■ <= ("Non-Blocking") first eval all righthand sides, then do all assignments simultaneously.
}
```

module swapl();
reg [3:0] val0, val1;
always @(posedge clk) begin
if (swap) begin
val0=val1;
val1=val0;
end
out=val1;
end
endmodule

```
```

module swap2();
reg [3:0] val0, val1;
always @(posedge clk) begin
if (swap) begin
val0<=val1;
val1<=val0;
end
out<=val1;
end
endmodule

```

\section*{\(=\) vs. \(<=\) in practice}

■ = in combinational logic: always @*
■ <= in sequential, ps<=ns: always @(posedge clk)
■ NEVER mix in one always block!
■ Each variable written in only one always block
```

// Output logic
always @(*) begin
out = (ps == A);
// Next State Logic
always @(*) begin
case (ps)
A: if (w) ns = B;
else ns = A;
B: if (w) ns = C;
else ns = A;
C: if (w) ns = C;
else ns = A;
default: ns = 2'bxx;
endcase

■ Some problems best solved with multiple pieces

■ Psychic Tester:
■ Machine generates pattern of 4 values (on or off)
■ If user guesses 8 patterns in a row, they're psychic


## Subdividing FSMs (cont.)

## ■ Pieces?



